← Back to roles

处理器内核验证工程师/专家

Lanxin Computing

深圳/北京/上海RISC-VRTL / HDLVerificationPosted Jul 16, 2024
Apply on Lanxin Computing

Overview

Open roles
44
At this company
See all

Skills named in this posting

  • Verilog
  • UVM
职位描述: 负责RISC-V架构的处理器内核验证。1、用Verilog/SystemVeriog,熟悉UVM验证方法学;2、用EDA编译、仿真、debug工具;3、搭建testbench,分析应用场景并构造case,以及回归和覆盖率收集以及报告分析。 职位要求: 候选人以下技能要求的优先考虑: 1、RISC-V架构处理器内核验证经验;2、NPU计算内核验证经验; 3、Cache验证经验,熟悉缓存一致性协议。

Apply on the employer's site

Original posting: lanxincomputing.com

Apply on Lanxin Computing

RISC-V ecosystem

Lanxin Computing in the RISC-V ecosystem

RISC-V International: Strategic

Compact, cost-effective IoT terminal chips.

  • 蓝芯算力 (Lanxin Computing) develops compact, cost-effective IoT terminal chips positioned for all-scenario IoT deployments
  • Appears in Chinese RISC-V ecosystem events (World RISC-V Days Beijing 2025, RISC-V Forum Shenzhen), which is the basis for its RISC-V listing
  • lanxincomputing.com exposes no explicit RISC-V product text, so no further RISC-V detail is claimed

Same employer

View all 44