← Back to roles

RISC-V 资深内核设计工程师

Lanxin Computing

深圳/北京/上海RISC-VRTL / HDLPosted Jul 15, 2024
Apply on Lanxin Computing

Overview

Open roles
44
At this company
See all

Skills named in this posting

  • Network-on-chip
职位描述: 1、RISC-V CPU 芯片core前端开发 ,包括制定CPU架构/微架构,CPU子系统RTL代码开发等; 2、定义及实现服务器级CPU核和系统IP内的关键模块; 3、与公司内外的其它软件,固件,中后端,系统硬件团队紧密合作。 职位要求: 1、对CPU架构,微架构,RTL设计和验证方面有深入理解,并有实际项目经验; 2、有以下或者多个CPU模块的开发经验 arithmetic execution, instruction fetch/decode, rename, memory, cache coherent NoC, IOMMU, interrupt controller等。 满足以下要求的一项或者多项: 1、了解CPU内核建模和性能分析的方法,参与过一个或者多个CPU内核模块的建模与仿真; 2、了解CPU性能分析的方法,并进行过一款或者多款CPU的性能分析工作。

Apply on the employer's site

Original posting: lanxincomputing.com

Apply on Lanxin Computing

RISC-V ecosystem

Lanxin Computing in the RISC-V ecosystem

RISC-V International: Strategic

Compact, cost-effective IoT terminal chips.

  • 蓝芯算力 (Lanxin Computing) develops compact, cost-effective IoT terminal chips positioned for all-scenario IoT deployments
  • Appears in Chinese RISC-V ecosystem events (World RISC-V Days Beijing 2025, RISC-V Forum Shenzhen), which is the basis for its RISC-V listing
  • lanxincomputing.com exposes no explicit RISC-V product text, so no further RISC-V detail is claimed

Same employer

View all 44